## In the Claims

1

8

10 11

12 13

14

15

16

17

18

19

20 21

22

23

24

This listing of claims will replace all prior versions and listings of claims in the application:

- (Currently Amended) A data transfer system comprising:
- a plurality of first bus devices, at least one first bus device being a first bus data supplying device capable of supplying data, at least one first bus device being a first bus data receiving device capable of receiving data and at least one first bus device being a first bus master device capable of requesting and controlling data transfer;
  - a first data bus connected to each of said plurality of first bus devices and capable of transferring data from a first bus data supplying device to a first bus data receiving device under control of a first bus master device;
  - a plurality of second bus devices <u>different from said</u> <u>plurality of first bus devices</u>, at least one second bus device being a second bus data supplying device capable of supplying data, at least one second bus device being a second bus data receiving device capable of receiving data, a plurality of second bus devices each being a second bus master device capable of requesting and controlling data transfer, a predetermined one of said plurality of second bus devices being a dominant second bus master device;
  - a second data bus <u>different from said first data bus</u> connected to each of said plurality of second bus devices and capable of transferring data from a second bus data supplying device to a second bus data receiving device under control of a second bus master device;
- a bus bridge connected to said first data bus and said second data bus, said bus bridge capable of supplying data to said first bus, receiving data from said first bus, supplying data to said second bus, receiving data from said second bus, not capable of

- 29 controlling data transfer on said first bus and capable of 30 controlling data transfer on said second bus; and
- a second bus arbiter connected to each of said at least one
- 32 second bus master device, said second bus and said bus bridge, said
- 33 second bus arbiter granting control of data transfer on said first
- 34 bus to one and only one of the set of devices including each second
- 35 bus master and said bus bridge, said second bus arbiter granting
- 36 control of data transfer to said dominant second bus master
- 37 immediately upon request and interrupting any data transfer
- 38 controlled by another second bus master.
  - 2. (Original) The data transfer system of claim 1, wherein:
  - 2 said at least one first bus master device consists of a
  - 3 central processing unit.
  - 3. (Original) The data transfer system of claim 1, wherein:
  - 2 said at least one first bus master device consists of a direct
  - 3 memory access unit.
  - 1 4. (Original) The data transfer system of claim 1, wherein:
  - 2 at least one first bus supplying/receiving device consists of
- 3 a memory which is not capable of controlling data transfer.
- 5. (Currently Amended) The data transfer system of claim 1,
- 2 wherein:
- 3 each second bus master generates a corresponding bus request
- 4 signal to said second bus arbiter for second bus to request control
- 5 of said second bus, said second bus arbiter having grant logic
- 6 corresponding to each second bus master supplying a bus grant
- 7 signal to said corresponding bus master upon bus grant, said bus
- 8 request signal of said dominant bus master supplied to said grant

- 9 logic corresponding to every other second bus masters for 10 inhibiting generation of said grant request.
  - 6. (Original) The data transfer system of claim 5, wherein: said bus arbiter grants control of said second bus to second bus master devices other than dominant bus master in a round robin fashion.
  - 7. (Currently Amended) The A data transfer system of elaim 1, wherein comprising:

- a plurality of first bus devices, at least one first bus device being a first bus data supplying device capable of supplying data, at least one first bus device being a first bus data receiving device capable of receiving data, and at least one first bus device being a first bus master device capable of requesting and controlling data transfer and at least one first bus supplying/receiving device consists of being a central processing unit which is further capable of controlling data transfer; and
- <u>a first data bus connected to each of said plurality of first bus devices and capable of transferring data from a first bus data supplying device to a first bus data receiving device under control of a first bus master device;</u>
- a plurality of second bus devices, at least one second bus device being a second bus data supplying device capable of supplying data, at least one second bus device being a second bus data receiving device capable of receiving data, a plurality of second bus devices each being a second bus master device capable of requesting and controlling data transfer, a predetermined one of said plurality of second bus devices being a dominant second bus master device said at least one second bus master device is responsive to real time events asynchronous to operation of said central processing unit;

a second data bus connected to each of said plurality of
second bus devices and capable of transferring data from a second
bus data supplying device to a second bus data receiving device
under control of a second bus master device;

29

30

31

32

33

34

- a bus bridge connected to said first data bus and said second data bus, said bus bridge capable of supplying data to said first bus, receiving data from said first bus, supplying data to said second bus, receiving data from said second bus, not capable of controlling data transfer on said first bus and capable of controlling data transfer on said second bus; and
- a second bus arbiter connected to each of said at least one 35 second bus master device, said second bus and said bus bridge, said 36 second bus arbiter granting control of data transfer on said first 37 bus to one and only one of the set of devices including each second 38 bus master and said bus bridge, said second bus arbiter granting 39 control of data transfer to said dominant second bus master 40 immediately upon request and interrupting any data transfer 41 controlled by another second bus master. 42
  - 1 8. (New) The data transfer system of claim 7, wherein: 2 said at least one first bus master device consists of a direct 3 memory access unit.
  - 9. (New) The data transfer system of claim 7, wherein: at least one first bus supplying/receiving device consists of a memory which is not capable of controlling data transfer.
- 10. (New) The data transfer system of claim 7, wherein:
  2 each second bus master generates a corresponding bus request
  3 signal to said second bus arbiter for second bus to request control
  4 of said second bus, said second bus arbiter having grant logic
  5 corresponding to each second bus master supplying a bus grant

- 6 signal to said corresponding bus master upon bus grant, said bus
- 7 request signal of said dominant bus master supplied to said grant
- 8 logic corresponding to every other second bus masters for
- 9 inhibiting generation of said grant request.
- 1 11. (New) The data transfer system of claim 10, wherein:
- 2 said bus arbiter grants control of said second bus to second
- 3 bus master devices other than dominant bus master in a round robin
- 4 fashion.